





16. 1A (Prior Art)







F IG. $\mathcal{L}A$








FIG. 2C (Prior Art)










FIG. **4** *A* (Prior Art)



F1G. **4B** (Prior Art)



F'IG. 4C (Prior Art)







FIG. 5A (Prior Art)




(Prior Art)




F1G. 3C (Prior Art)



 $FIG.\,\,6A$ (Prior Art)



 $FIG.\ 6B$ (Prior Art)



#16. 6C (Prior Art)




FIG. 7A
(Prior Art)





FIG. 7B






FIG. 7C




FIG. 8A









FIG. 8B








































PsuB




544 532 20 536 ,220 Fox 546 PSUB Pwell Рер. .





P_{well}

550




epitaxial


Nwell


Psub


Psub


FIG. 12A

















FIG. 13I




FIG. 14A




FIG. 14B




FIG 14C




FIG. 14E




FIG. 14D




FIG. 14F




FIG. 14G




FIG. 14H




FIG. 141




FIG. 14J

Psub




FIG. 14L

"IG. 14K






FIG. 14M








FIG. 15B




FIG. 15C




FIG. 15D





FIG. 15F

F.IG. 15E






FIG. 16B




FIG. 16C





FIG. 16E



F.I.G. 16D




FIG. 16F








FIG. 17A
(Prior Art)










ź







Z







 F_{i}






FIG. 17R




FIG. 17T




FIG. 17S





FIG. 17V



F'IG. 17U





FIG. 17X



F.IG. 17W




FIG. 17Z




FIG. 17Y




FIG. 17AA




FIG. 17BB





FIG. 18A-1 FIG. 18A-2 FIG. 18A-3 FIG. 18A-4 Key To FIG. 18A






FIG. 184-3




FIG. 184-4





FIG. 18B-2






FIG. 18B-4






FIG. 18C









FIG. 18F



F'1G. 18G





FIG. 18H






FIG. 19D




FIG. 19F FIG. 19G




FIG. 19E









FIG. 19H






























Sacrificial Oxide


FIG. 26D




30V Lateral Trench DMOS -308

Trench Gate Oxide


FIG. 27D



Polysilicon-First Loyer FIG.~28D




Polysilicon Etchback—First Layer $FIG.\,\,\,29D$



Hard Mask Removal


FIG. 30D




30V Lateral Trench DMOS \sim 308

Second Polysilicon Etchback—First Layer


FIG. 31D



Polysilicon–Second Layer FIG.~32D




Interlayer Dielectric FIG.~33D




30V Lateral Trench DMOS -308


FIG. 34D





Deep N Mask and Implant

FIG. 35A











Deep N Mask and Implant


FIG. 35E




ת 20 יום




N Drift Implant—Second Stage $FIG.\,\,37D$







12V N Well Implant—Second Stage FIG.~39E




5V N Well Implant–First Stage $FIG.\ 40A$




5V N Well Implant—First Stage $FIG.\,\,40B$







5V N Well Implant—First Stage


FIG 40D









5V N Well Implant-Second Stage $FIG.\ 41B$




5V N Well Implant—Second Stage


71V 71G







5V N Well Implant-Second Stage $FIG.\ 41E$









5V N Well Implant—Third Stage $FIG.\ 42C$







5V N Well Implant—Third Stage $FIG.\ 42E$




12V P Well Implant—First Stage $FIG.\ 43B$







12V P Well Implant—First Stage $FIG.\ 43E$





12V P Well Implant—Second Stage $FIG.\ 44B$







12V P Well Implant-Second Stage FIG.~44E







5V P Well Implant—First Stage FIG.~45B












5V P Well Implant—Second Stage $FIG.\ 46B$






5V P Well Implant—Second Stage $FIG.\ 46E$




30V Lateral Trench DMOS \sim 308


Etch—Block Mask and Etching of Planar Active Regions


FIG. 47D






First Planar Gate Oxide $FIG.\ 48E$






Threshold Adjust Implant—First Stage $FIG.\ 49E$



Threshold Adjust Implant—Second Stage First Planar Gate Oxide Removal $FIG.\ 50A$



Threshold Adjust Implant-Second Stage $FIG.\ 50E$







FIG. 51A




Second Planar Gate Oxide FIG.~51E







30V Lateral Trench DMOS - 308


Polysilicon–Third Loyer $FIG.\,\,52D$









30V Lateral Trench DMOS — 308




Planar Gote Formation FIG.~53E







N-Base Mask and Implant $FIG.\,\,\,54B$




N-Base Mask and Implant $FIG.\,\,54C$






N-Base Mask and Implant $FIG.\,\,54E$



30V Lateral Trench DMOS \sim 308

P Body Mask and Implant—First Stage

FIG. 55D



30V Lateral Trench DMOS ~ 308

P Body Mask and Implant—Second Stage

FIG. 56D









FIG. 57E

































Sidewall Spacers


FIG. 61D






















N+ Implant $FIG.\ 63A$














Interlayer Dielectric Deposition and Etch $FIG.\ 64A$




Interlayer Dielectric Deposition and Etch. $FIG.\ 64B$




Interlayer Dielectric Deposition and Etch $FIG.\ 64C$







Interlayer Dielectric Deposition and Etch

FIG. 64E







N-plug Mask and Implant $FIG.\ 65B$





N-plug Mask and Implant $FIG.\ 65C$







N-plug Mask and Implant $FIG.\ 65E$










P-plug Implant FIG.~~66D



P-plug Implant FIG.~66E

